

## **Pipelining for DLX 560 Prozessor**

Pipelining : implementation-technique


Pipelining makes CPUs fast.

**pipe stages**

**As many instructions as possible in one unit of time**

## **Pipelining can**

- **Reduce CPI**
- **Reduce cycle time**
- **Invisible for user**



DLX-Datenpfad mit Taktzyklen (ohne Pipelining<sup>3</sup>)

## 1. Instruction Fetch Zyklus: (IF):

**IR** <-- **Mem[PC]**  
**NPC** <-- **PC + 4**

## 2. Instruction decode / Register fetch Zyklus (ID):

**A** <-- **Regs[IR<sub>6..10</sub>]**  
**B** <-- **Regs[IR<sub>11..15</sub>]**  
**IMM** <-- **((IR<sub>16</sub>)<sup>16</sup>##IR<sub>16..31</sub>)**

### 3. Execution / Effective Address Zyklus (EX):

**Instruction with memory access (load/store):**

$$\text{ALUoutput} \quad \leftarrow \quad \text{A} + \text{IMM}$$

**Register-Register ALU-instruction:**

$$\text{ALUoutput} \quad \leftarrow \quad \text{A} \text{ func } \text{B}$$

**Register-Immediate ALU-instruction:**

$$\text{ALUoutput} \quad \leftarrow \quad \text{A op IMM}$$

**Branch-instruction:**

$$\begin{array}{l} \text{ALUoutput} \quad \leftarrow \quad \text{NPC} + \text{IMM} \\ \text{Cond} \quad \leftarrow \quad (\text{A op } 0) \end{array}$$

#### 4. Memory Access / Branch Completion phase (MEM):

##### LW-instruction (load):

LMD	←	Mem[ALUoutput]
PC	←	NPC

##### SW-instruction (store):

Mem[ALUoutput]	←	B
PC	←	NPC

##### Branch-instruction:

if Cond then			
	PC	<--	ALUoutput
else	PC	<--	NPC

## 5. Write back phase (WB):

### Register-Register ALU instruction:


**Regs[IR<sub>16..20</sub>] <-- ALUoutput**

### Register-Immediate ALU instruction:

**Regs[IR<sub>11..15</sub>] <-- ALUoutput**

### Lade Befehl:

**Regs[IR<sub>11..15</sub>] <-- LMD**



Vereinfachte Darstellung des DLX-Datenpfads



# Pipeline Diagramm

Befehl	Takt								
	1	2	3	4	5	6	7	8	9
Befehl $i$	IF	ID	EX	MEM	WB				
Befehl $i + 1$		IF	ID	EX	MEM	WB			
Befehl $i + 2$			IF	ID	EX	MEM	WB		
Befehl $i + 3$				IF	ID	EX	MEM	WB	
Befehl $i + 4$					IF	ID	EX	MEM	WB

Stufe	Was wird alles getan		
IF	IF/ID.IR $\leftarrow$ Mem[PC]; IF/ID.NPC,PC $\leftarrow$ (if EX/MEM.cond {EX/MEM.ALU Output} else {PC+4});		
ID	ID/EX.A $\leftarrow$ Regs[IF/ID.IR <sub>6..10</sub> ]; ID/EX.B $\leftarrow$ Regs[IF/ID.IR <sub>11..15</sub> ]; ID/EX.NPC $\leftarrow$ IF/ID.NPC; ID/EX.IR $\leftarrow$ IF/ID.IR; ID/EX.Imm $\leftarrow$ (IR <sub>16</sub> ) <sup>16</sup> ## IR <sub>16..31</sub> ;		
	ALU Befehl	Load oder store Befehl	Verzweigungsbefehl
EX	EX/MEM.IR $\leftarrow$ ID/EX.IR; EX/MEM.ALUOutput $\leftarrow$ ID/EX.A func ID/EX.B; or EX/MEM.ALUOutput $\leftarrow$ ID/EX.A <i>op</i> ID/EX.Imm; EX/MEM.cond $\leftarrow$ 0;	EX/MEM.IR $\leftarrow$ ID/EX.IR EX/MEM.ALUOutput $\leftarrow$ ID/EX.A + ID/EX.Imm;  EX/MEM.cond $\leftarrow$ 0; EX/MEM.B $\leftarrow$ ID/EX.B;	EX/MEM.ALUOutput $\leftarrow$ ID/EX.NPC+ID.EX.Imm;  EX/MEM.cond $\leftarrow$ (ID/EX.A <i>op</i> 0);
MEM	MEM/WB.IR $\leftarrow$ EX/MEM.IR; MEM/WB.ALUOutput $\leftarrow$ EX/MEM.ALUOutput;	MEM/WB.IR $\leftarrow$ EX/MEM.IR; MEM/WB.LMD Mem[EX/MEM.ALUOutput]; or Mem[EX/MEM.ALUOutput] $\leftarrow$ EX/MEM.B;	
WB	Regs [MEM/WB.IR <sub>16..20</sub> ] $\leftarrow$ MEM/WB.ALUOutput; or Regs[MEM/WB.IR <sub>11..15</sub> ] $\leftarrow$ MEM/WB.ALUOutput;	Regs[MEM/WB.IR <sub>11..15</sub> ] $\leftarrow$ MEM/WB.LMD;	

Die Aktivitäten in den ersten zwei Stufen sind nicht befehlsabhängig. Das muß auch so sein, weil wir den Befehl ja erst am Ende der zweiten Stufe interpretieren können.

Durch die festen Bit-Positionen der Operandenregister im IR-Feld ist die Dekodierung und das Register-Lesen in einer Phase möglich.

Um den Ablauf in dieser einfachen Pipeline zu steuern, ist die Steuerung der vier Multiplexer in dem Diagramm erforderlich:


**oberer ALU-input-Mux:**            **Verzweigung oder nicht**

**unterer ALU-input-Mux:**        **Register-Register-Befehl oder nicht**


**IF-Mux:**                            **EX/MEM.cond**

**WB-Mux:**                            **load oder ALU-Operation**

Es gibt einen fünften (nicht eingezeichneten Mux), der beim WB auswählt, wo im MEM/WB.IR die Adresse des Zielregisters steht, nämlich an Bits 16..20 bei einem Register-Register-ALU-Befehl und an Bits 11..15 bei einem Immediate- oder Load-Befehl.



DLX-Datenpfad mit Taktzyklen (ohne Pipelinig)



All temporary registers are now in the pipeline latches.  
Pipeline latches hold data and control information (IR, NPC, ...)

Within one clock cycle data are read from the pipeline latches, move through the units of the pipeline stage and are stored in the next pipeline latch.

Stufe	Was wird alles getan		
IF	IF/ID.IR $\leftarrow$ Mem[PC]; IF/ID.NPC,PC $\leftarrow$ (if EX/MEM.cond {EX/MEM.ALU Output} else {PC+4});		
ID	ID/EX.A $\leftarrow$ Regs[IF/ID.IR <sub>6..10</sub> ]; ID/EX.B $\leftarrow$ Regs[IF/ID.IR <sub>11..15</sub> ]; ID/EX.NPC $\leftarrow$ IF/ID.NPC; ID/EX.IR $\leftarrow$ IF/ID.IR; ID/EX.Imm $\leftarrow$ (IR <sub>16</sub> ) <sup>16</sup> # # IR <sub>16..31</sub> ;		
	ALU Befehl	Load oder store Befehl	Verzweigungsbefehl
EX	EX/MEM.IR $\leftarrow$ ID/EX.IR; EX/MEM.ALUOutput $\leftarrow$ ID/EX.A func ID/EX.B; or EX/MEM.ALUOutput $\leftarrow$ ID/EX.A <i>op</i> ID/EX.Imm; EX/MEM.cond $\leftarrow$ 0;	EX/MEM.IR $\leftarrow$ ID/EX.IR EX/MEM.ALUOutput $\leftarrow$ ID/EX.A + ID/EX.Imm;  EX/MEM.cond $\leftarrow$ 0; EX/MEM.B $\leftarrow$ ID/EX.B;	EX/MEM.ALUOutput $\leftarrow$ ID/EX.NPC+ID.EX.Imm;  EX/MEM.cond $\leftarrow$ (ID/EX.A <i>op</i> 0);
MEM	MEM/WB.IR $\leftarrow$ EX/MEM.IR; MEM/WB.ALUOutput $\leftarrow$ EX/MEM.ALUOutput;	MEM/WB.IR $\leftarrow$ EX/MEM.IR; MEM/WB.LMD Mem[EX/MEM.ALUOutput]; or Mem[EX/MEM.ALUOutput] $\leftarrow$ EX/MEM.B;	
WB	Regs [MEM/WB.IR <sub>16..20</sub> ] $\leftarrow$ MEM/WB.ALUOutput; or Regs[MEM/WB.IR <sub>11..15</sub> ] $\leftarrow$ MEM/WB.ALUOutput;	Regs[MEM/WB.IR <sub>11..15</sub> ] $\leftarrow$ MEM/WB.LMD;	

The activities of the first two stages are not instruction dependent. This is because the instruction needs to be decoded first.

Register fetch is possible without knowledge of the corresponding instruction.

To control the pipeline, there are only the following control bits required:

**upper ALU-input-Mux:                    Branch or not**

**lower ALU-input-Mux:                    Register-Register-Instruction or not**

**IF-Mux:                                    EX/MEM.cond**

**WB-Mux:                                    load or ALU-Operation**



## **Pipeline Hazards**

There are cases where the pipeline cannot be executed one step per clock cycle. These are called pipeline hazards.


**Struktural hazards:** Two different stages want access to the same hardware.


**Data hazards:** Registers are read before their actual contents is written.

**Control hazards:** PC after branches and jumps

Hazards can be repaired by stalling the pipeline. Instruction before the stall must be finished, instructions after the stall must wait with their execution.

No new instructions are fetched as long as the pipeline is stalled.






	<b>Takt</b>									
<b>Befehl</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>	<b>8</b>	<b>9</b>	<b>10</b>
Load Befehl	IF	ID	EX	MEM	WB					
Befehl $i + 1$		IF	ID	EX	MEM	WB				
Befehl $i + 2$			IF	ID	EX	MEM	WB			
Befehl $i + 3$				stall	IF	ID	EX	MEM	WB	
Befehl $i + 4$						IF	ID	EX	MEM	WB
Befehl $i + 5$							IF	ID	EX	MEM
Befehl $i + 6$								IF	ID	EX

## Data hazards

Consider the following piece of Assembler-Program

```
ADD    R1, R2, R3  
SUB    R4, R5, R1  
AND    R6, R1, R7  
OR     R8, R1, R9  
XOR    R10, R1, R11
```




Data hazards can be repaired by **forwarding**.


**1. The result of the ALU (aus EX/MEM) is also brought back to the ALU-input.**

**2. A specific forwarding control logic chooses the corresponding input of the ALU-Mux.**

Zeit (in Takten)








# Required paths for forwarding

ID/EX

EX/MEM

MEM/WB




## Load problem

There are hazards that cannot be repaired by forwarding

<b>LW</b>	<b>R1, 0(R2)</b>
<b>SUB</b>	<b>R4, R1, R3</b>
<b>AND</b>	<b>R6, R1, R7</b>
<b>OR</b>	<b>R8, R1, R9</b>

time (in clock cycles) →




**This requires a pipeline interlock**

**Only the instructions before LW are executed**

**The instructions after LW are stalled for one clock cycle.**

**The pause between LW and the following instruction is called a pipeline bubble**



LW R1,0(R1)	IF	ID	EX	MEM	WB			
SUB R4,R1,R5		IF	ID	EX	MEM	WB		
AND R6,R1,R7			IF	ID	EX	MEM	VB	
OR R8,R1,R9				IF	ID	EX	MEM	WB

LW R1,0(R1)	IF	ID	EX	MEM	WB			
SUB R4,R1,R5		IF	ID	stall	EX	MEM	WB	
AND R6,R1,R7			IF	stall	ID	EX	MEM	WB
OR R8,R1,R9				stall	IF	ID	EX	MEM WB